Exam	
Name	
TRUE/FALSE. Write 'T' if the statement is true and 'F' if the statement is false.	
1) A LOW input to an inverter produces a HIGH output. Answer: • True False	1)
2) The OR gate performs a function similar to series-connected switches.Answer: True • False	2)
3) The output of an AND gate is HIGH only when all inputs are HIGH. Answer: • True False	3)
4) The output of an AND gate is LOW only when all inputs are LOW. Answer: True • False	4)
5) When the inputs to a 3-input AND gate are 001, the output is HIGH. Answer: True • False	5)
6) When the inputs to a 3-input OR gate are 001, the output is HIGH. Answer: • True False	6)
7) The output of an OR gate is HIGH when at least one input is HIGH. Answer: • True False	7)
8) The output of an OR gate is LOW when at least one input is LOW. Answer: True • False	8)
9) The output of a NAND gate is HIGH only when one or more inputs are HIGH. Answer: True • False	9)
10) The output of a NAND gate is LOW only when all inputs are HIGH. Answer: • True False	10)
11) The output of a NOR gate is LOW only when all inputs are HIGH. Answer: True • False	11)
12) The output of a NOR gate is HIGH only when all inputs are HIGH. Answer: True • False	12)
13) When the inputs to a 3-input NAND gate are 001, the output is HIGH. Answer: • True False	13)
14) When the inputs to a 3-input NOR gate are 001, the output is LOW. Answer: • True False	14)

22) The symbol below represents a(n)			22)
A X X X X X X X X X X X X X X X X X X X	C) AND gate	D) NAND gate	
23) The symbol below represents a(n)			23)
A 21 X A) Exclusive-NOR gate C) NOR gate Answer: C 24) The symbol below represents a(n)	B) inverter D) NAND gate		24)
A) NOR gate C) inverter Answer: B	B) NAND gate D) Exclusive-NOR ga	ate	
25) The symbol below represents a(n) A	C) NOR gate	D) OR gate	25)
26) The symbol below represents a(n) $ \frac{A}{B} = \begin{bmatrix} =1 \\ - X \end{bmatrix} $			26)
A) OR gate C) NAND gate Answer: B	B) Exclusive-OR gate D) AND gate	е	

27) The symbol below re	presents a(n)			27)
A =1 B =1	- X			
A) Exclusive-NOR C) NAND gate Answer: A	gate	B) Exclusive-OR ga D) NOR gate	te	
28) The symbol below re	presents a(n)			28)
A — X				
A) Inverter Answer: A	B) OR gate	C) AND gate	D) NAND gate	
29) The truth table below	v describes a(n)			29)
A B X 0 0 0 0 1 0 1 0 0 1 1 1 A) AND gate Answer: A	B) OR gate	C) NOR gate	D) NAND gate	
30) The truth table below	v describes a(n)			30)
A B X 0 0 0 0 1 1 1 0 1 1 1 1 A) AND gate Answer: B	B) OR gate	C) NOR gate	D) NAND gate	
31) The truth table below	v describes a(n)	_·		31)
A B X 0 0 1 0 1 1 1 0 1 1 1 0 A) AND gate	B) OR gate	C) NOR gate	D) NAND gate	

Answer: D

32) The truth table below describes a(n)	
--	--

32)

Α	В	Χ
0	0	1
0	1	0
1	0	0
1	1	0

A) AND gate

B) OR gate

C) NOR gate

D) NAND gate

Answer: C

33) Which of the truth tables below describes the Exclusive-NOR gate?

33)


Α	В	Х	Α	В	Х	Α	В	Х	Α	В	Х
0	0	1	0	0	1	0	0	0	0	0	1
0	1	0	0	1	1	0	1	1	0	1	0
1	0	0	1	0	1	1	0	1	1	0	0
1	1	1	1	1	0	1	1	0	1	1	0
(A) (B)				(C)			(D)				
A) (4)		B) (B)				C) (C)			

D) (D)

Answer: A

34) The timing diagram below is correct for a 2-input _____ gate.

34)



A) AND

B) OR


C) NAND

D) Exclusive-OR

Answer: A

35) The timing diagram below is correct for a 2-input _____ gate.

35)



A) AND

B) OR

C) NAND

D) Exclusive-OR

Answer: C

36) The timing diagram belo	w is correct for a 2-inpu	t gate.		36)
A J J J J J J J J J J J J J J J J J J J	T B) OR	C) NAND	D) Exclusive-OR	
Answer: B				
37) The timing diagram belo	w is correct for a 2-inpu	t gate.		37)
A J J J J J J J J J J J J J J J J J J J		C) Evaluativa NOD	D) MOD	
A) AND Answer: D	B) OR	C) Exclusive-NOR	D) NOR	
38) The timing diagram belo	w is correct for a 2-inpu	t gate.		38)
A JULI				
A) NAND Answer: D	B) Exclusive-NOR	C) AND	D) Exclusive-OR	
39) The timing diagram belo	w is correct for a 2-inpu	t gate.		39)
A JULI				
A) Exclusive-OR Answer: D	B) NAND	C) AND	D) Exclusive-NOR	
	fiv havo a broad operatio	na tomporaturo rango and	Laro gonorally used	40)
40) IC's with a pres by the military. A) 74	B) TTL	C) 2N	D) 54	40)
Answer: D				

41)	The series of IC's are pin, function and voltage-level compatible with the 74 series				
	IC's.	D) ANI	C) LICT	D) CMOS	
	A) ALS Answer: C	B) 2N	C) HCT	D) CMOS	
	Aliswel. C				
42)	0 0	s 10mA when its output is HI		•	42)
	operating from a	12V supply with a 10% duty of	cycle the average pow	er dissipation will be	
	 A) 228mW	B) 360mW	C) 324mW	D) 180mW	
	Answer: A				
43)	The fanout for sta	andard bipolar logic devices is	S		43)
	A) 5	B) 10	C) 2	D) 1	
	Answer: B				
44)	The term "hex inv	verter" refers to			44)
	•	in a single package	•	nich has six inputs	
	·	nat has a history of failure	D) a six-input syi	mbolic logic device	
	Answer: A				
45)	3.	te can be used to add two bits			45)
	A) XNAND	B) NOR	C) NAND	D) XOR	
	Answer: D				
46)	An AND gate is c	hecked for operation and the	following readings ar	e taken on the gate: input	46)
	•	B = 4.5 V, input $C = 0.4 V$, outp	· ·	· ·	
	A) Input C is too C) The output is	too low: it should be 5 V.	•	stuck high; the chip is bad.	
	Answer: B	too lovv. It should be o v.	b) Nothing is with	ong with the gute.	
47)	•	curs on the input to a bipolar		ut will	47)
	. 0	ause there is no current in an ice full voltage appears across	•		
	. 0	pen input as if it were a HIGH	•		
	,	if only the good inputs are us	ed		
	Answer: C				
48)	When an open oc	curs on the input of a CMOS o	gate, the output will _	·	48)
	. 0	ause there is no current in an	•		
	. 0	ce full voltage appears across if the open input were a HIGI	•		
	·	able; it may go HIGH or LOW			
	Answer: D				
40 \	What technology	allows a GAL to be reprograr	nmed again and agair	n?	49)
7/)	A) TTL	B) CMOS	C) E2CMOS	D) NMOS	T/)
	Answer: C				

50)	What programmable arrays are in PLD's? A) OR arrays and AND arrays	B) OR arrays only	50)	
	C) AND arrays only	D) NOR arrays		
	Answer: A	-		
51)	Which of the following is not a type of SPLD?			51)
	A) GAL B) RAM	C) PLA	D) PROM	
	Answer: B			
52)	The difference between a PLA and a PAL is			52)
<i>32)</i>	A) the PAL has more possible product terms than			
	B) the PLA has a programmable OR plane and a		ne while the PAL	
	only has a programmable AND plane	programmable AND pla	no while the DLA	
	C) the PAL has a programmable OR plane and a only has a programmable AND plane	programmable AND pla	ne wille the PLA	
	D) PALs and PLAs are the same thing.			
	Answer: B			
50 \				50)
53)	HDL stands for	D) barduyara dasarintia		53)
	A) hardwire descriptive logicC) hardwired digital logic	B) hardware descriptionD) none of the above	i language	
		D) Holle of the above		
	Answer: B			
54)	HDLs differ from in that they include wa	ays of describing propaga	ation times and	54)
	other logic characteristics.			·
	A) software programming languages	B) software digital logic		
	C) software description languages	D) none of the above		
	Answer: C			
EE)	The in a VIIDI program defines the legi	a alamant and ita innuta/	autouta ar parta	F.E.\
55)	The in a VHDL program defines the logi A) source B) hardware	C) entity	D) architecture	55)
	Answer: C	o) critity	D) di cilitectare	
	Aliswel. C			
56)	The in a VHDL program describes its log	gic operation.		56)
	A) source B) architecture	C) entity	D) hardware	
	Answer: B			
L J \	Λ ΙΟ οργαφορινώ Νου Ιουνία Ευναμένου Αλλίου Ι		00mod be eltered	Γ 7 \
٥/)	A IC comes with logic functions that are A) VHDL B) HDL	c) fixed-function		57)
	•	C) HAGU-TUHCHUH		
	Answer: C			